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Abstract— In this paper, physical modeling of a GaN HEMT 
with a field plate structure is proposed, with the objective of 
providing the connection between the physical design 
parameters of the device (geometry, Al mole fraction, type of 
the field plate, etc) and on-resistance together with parasitic 
capacitances of the device. In this way, it is possible to optimize 
the design of a switching device for a particular application, 
which in our case is a high frequency DC DC converter for 
Envelope Tracking and Envelope Elimination and Restoration 
techniques. In this work, extrinsic models for output 
characteristics together with input, output and reverse 
capacitance of a depletion mode GaN HEMT with a field plate 
structure were obtained. The obtained physical model was 
implemented in a Simplorer simulation model of a high 
frequency buck converter and verified by the prototype that 
employed modeled GaN HEMT, operating at 7, 15 and 20MHz 
of switching frequency. Comparing to the measured efficiency 
curves, simulation results showed good agreement, especially 
in the low power range at high switching frequency, which are 
the operating conditions in our application. 
I. INTRODUCTION 
Nowadays, new technological solution for switching 
devices based on Gallium Nitride is the most promising 
option for high frequency applications [1]. Comparing to 
standard Si MOSFETs, aforementioned GaN High Electron 
Mobility Transistors (HEMTs) provide several times better 
Figure Of Merit, because of their wider bandgap, higher 
critical electric field and saturation velocity [2, 3]. Additional 
application of the so-called field plate structure, provided 
even higher breakdown voltages and lower gate leakage 
currents [4]. On the other hand, one of the major drawbacks 
of these devices, known as dynamic on - resistance or 
current collapse phenomena, has been the topic of many 
research activities in the past couple of years and significant 
technological improvement has been obtained in this 
direction as well [5, 6]. 
Speaking of high frequency power electronics 
applications such as Envelope Amplifier in Envelope 
Tracking and Envelope Elimination and Restoration 
techniques, the main challenge designers are facing is the 
efficiency increase of the signal transmission, simultaneously 
with the bandwidth [7-12]. Envelope Amplifier that was 
considered in our previous work was a high frequency buck 
converter with GaN HEMTs used instead of Si MOSFETs 
[13]. In order to improve the design of existing GaN devices 
for this particular application, it is necessary to obtain the 
physical model that provides the relations between the design 
parameters such as geometry of the device, type of the field 
plate, number of paralleled fingers etc. with switching on-
resistance and parasitic capacitances. Physical model is a 
necessary connection between the device itself and its 
application. Using the electrical model, we are providing the 
relation between the physical design and the circuit (Fig. 1). 
In this way, it is possible to close the "loop" presented in Fig. 
1, and obtain the optimum design of a switching device by 
minimization of the power losses in a particular application. 
This was the main motivation for the work presented in this 
paper. 
Figure 1. The block scheme of device design optimization 
II. 2DEG SHEET DENSITY CONTROL BY 
SCHOTTKY GATE 
The starting point of the physical model certainly is the 
dependence of the 2DEG, formed in the quantum well at the 
AlGaN/GaN heterojunction, on the applied gate voltage (Fig. 
2). When a Schottky gate is in contact with AlGaN, two 
depletion layers are formed within AlGaN: the surface 
Schottky depletion layer and the AlGAN/GaN heterojuction 
depletion layer. For optimum performance, the layer 
thicknesses are designed in a way that these two depletion 
layers overlap which prevents any current conduction 
through AlGaN part. By applying Poissons equation to 
AlGaN and GaN layer, together with Gauss law for charge 
conservation at the heteroj unction, we obtain the following 
equation [14] 
"
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where n2DEG is the 2DEG sheet density, EF is the Fermi 
energy (in eV), q is the electron charge, m is the Al mole 
fraction in AlmGa(i_m)N, sa(m) is the permittivity of AlmGa(i_ 
m)N, dd and dsp are the thickness of doped and spacer layer in 
AlGaN, respectively, Vg is the applied gate voltage and Vth 
is the threshold voltage given by the following equation 
Vth (jn) = (ps(m) -AEC (m) qNDd¿ _ opZ(m) 2 £ a ( m ) Ea(m) (dd + dsp) (2) 
In the previous equation, </>s (m) is the height of the Schottky 
barrier at gate- AlGaN heteroj unction (1.165V), AEC (m) is 
the conduction band discontinuity at the AlGaN/GaN 
interface (the height of the quantum well) equal to 0.343V 
while apz (m)is the polarization-induced charge density of 
0.0105C/mA2 and is calculated using [15]. For analyzed GaN 
HEMT, Eq. (2) gives a threshold of -2.0899V which is in 
good agreement with the measured value of -2V. 
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Figure 2. Cross section of a GaN HEMT with a field plate 
In order to obtain the relation between the 2DEG and Fermi 
energy, it is necessary to use Fermi-Dirac statistics. If we 
assume triangular approximation of the quantum well (where 
2DEG is being formed), with only the first two subbands E0 
and Ej possibly occupied, the 2DEG can be presented as [14] 
DkRT In 
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1 + e ksT J + ln(l + e ksT ) (3) 
In Eq. (3), kB is the Boltzmann's constant, D = 4xm¡e/h is 
the density of states for each subband, T is the temperature, 
mle* is the longitudinal effective mass of electron (= 0.22me 
with me as the electron mass), and h is the Planck's constant. 
The aforementioned subbands E0 and Ei are related to the 
2DEG density as: E0=Á0n2DEG2/'\ E1=Á1n2DEG2/s in (eV), with 
^o=2.123*10"12 and ^=3.734*10"12 [14]. In order to obtain 
the Fermi level dependence on the applied gate voltage, 
model from [16] was used to approximate (3) for different 
relative positions of Ef, E0 and Ej. Finally, using that model 
together with (1) and (2), the 2DEG sheet density 
dependence is obtained and presented in Fig. 3. In this case, 
it is considered that applied drain-to-source voltage is equal 
to zero voltage. Using the approach from [16], it has been 
established that for Vg equal to 0.71V, Fermi level reaches 
the value of the quantum well height, z)£,c=0.343V, which 
means that 2DEG in the well is starting to saturate and we 
are losing the 2DEG control by the gate voltage. The 
parameters of analyzed GaN HEMT are given in the Table 
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Figure 3. 2DEG sheet density dependence on the applied gate 
voltage 
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III. EXTRINSIC MODEL FOR THE DRAIN 
CURRENT DEPENDENCE ON GATE-SOURCE AND 
DRAIN-SOURCE VOLTAGES 
Since the gate control of the 2DEG sheet density has 
been modeled and obtained, it is possible to obtain extrinsic 
model for output characteristics, Id (Vds, Vgs), of a HEMT. 
The drain current in the channel can be presented by the 
following equation [14]: 
¡a — q wgvDRIFT (4) 
where Wg is the gate width and vDRIFI{x) is the electron 
velocity given by 
VDRIFTW = -%)E(x) for E(x) < Ec (5a) 
EC 
VDRIFT = VSAT for E{x) > Ec (5b) 
In the previous equations, electric field E(x)=dVc(x)/dx is 
the lateral electric field at the point x in the channel, Vc(x) is 
the potential in the channel, ¡JL0 is the low field mobility of 
2DEG (equal to 1000 cm2/Vs), Ec is the critical electric field 
and VSAT is the saturation velocity equal to 3.775*105m/s. 
In order to obtain extrinsic model for the linear region of 
output characteristics we solve (4) under the boundary 
conditions: Vc(x=Lsg)=Id (Rs_cm+Rs_drift) and Vc(x= Lsg 
+Lg)=Vds-Id (Rd_cm+Rd_drift)- In the previous calculation, Rscm 
and Rd_cm are source and drain resistances due to the 
metallization and contacts, (around 25mQ each), while 
Rd_drift and Rs_dnft are drain and source drift resistances. 
The first approximation of source and drain drift resistance, 
was made by taking the voltage drop from the simulation of 
the channel potential distribution (Fig. 4) and dividing it by 
the measured drain current in that point. The values obtained 
in this way were equal to 63 and 31.5 mQ for drain and 
source drift resistance, respectively. 
Figure 4. Simulation of the electric potential along the channel 
These resistances can be modeled in the following manner: 
In (6a, b), nso corresponds to the value of the 2DEG sheet 
density in the areas between the source contact and the 
channel and the drain contact and the channel. This value can 
be obtained from n2DEG (Vg) for gate voltage equal to zero. In 
the case of analyzed GaN HEMT, with parameters from 
Table 1 and previously obtained sheet dependence on the Vg, 
modeled drain and source drift resistances are equal to 54.8 
and 27.4 mQ, respectively. The modeled values are different 
from previously obtained values from the simulation for 
around 13%, which corresponds to the error of 8 mQ. 
The saturation part of output characteristics, has been 
modeled by taking into account the channel length 
modulation [17]. The obtained model for extrinsic Id (Vgs, 
Vds) together with measured curves, is presented in Fig. 5. It 
can be seen that in the linear part (which is the area of 
interest for the switching application), there is a very good 
agreement between the model and experimentally obtained 
values. On the other hand, the highest error of the model, 
equal to 32% has been obtained for Vg¡=-1.5V (just above 
the threshold), deeply in the saturation area. This error and 
higher slope of the measured output characteristics 
(comparing to the modeled ones) are, most likely, caused by 
additional effect of the field plate structure on the channel 
length modulation, that was not considered in the model. 
Figure 5. Extrinsic Id (Vds, Vgs) characteristics of the HEMT: 
measured -red and modeled -black 
IV. EXTRINSIC MODEL FOR PARASITIC 
CAPACITANCES 
From the point of view of switching applications, values 
of parasitic capacitances and their nonlinear behavior is 
crucial in the process of device design optimization. In order 
to obtain the model that can be implemented in the 
simulation program such as PSpice or Simplorer, it 
necessary to obtain the dependence of input, output and 
reverse capacitance on drain-to-source voltage, when the 
transistor is turned off. 
A. Millers capacitance modeling in the subthreshold 
regime 
In order to find the origin of Millers capacitance (Cgd), 
we will observe the simulation of the 2DEG distribution in 
the channel, for Vgs=-3V and Vds being changed from 10 to 
60V (Fig. 6). It can be seen, that the main part of 2DEG 
leftover under the field plate is being depleted for Vds lower 
than 20V, caused by the electric field component 
perpendicular to the channel, Ey. On the other hand, lateral 
component of the electric field will provide additional 
extension of this depletion area in the whole range of Vds. 
The simulation of the lateral component of the electric field, 
Ex, is presented in Fig. 7. 
In order to physically model 2DEG depletion process 
under Ey component, the following methodology was 
proposed. 
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Figure 6. Simulation of 2DEG depletion in the channel, with 
increase in Vds from 10V (black) up to 60V (green), with a 10V 
step 
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Figure 7. Simulation of lateral electric field in the channel 
Since Vgs is constant and Vds is being changed, the metal-
insulator-semiconductor structure has been analyzed and its 
2DEG sheet density dependence on the Vgd was obtained. 
The closed form solution for this dependence is: 
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Figure 8. Modeled 2DEG depletion under the field plate 
In order to model fringing of the depletion area in x-
direction, conformal mapping technique has been used [18]. 
In that way, depletion area extension dependence on the 
applied Vds has been obtained. In the range of drain voltages 
lower than 16.5V, this capacitance is added to the Cgdy to 
obtain total Millers capacitance, while for higher Vds, this 
fringing part represents the total Cgd. The comparison 
between the obtained model and the measurements is 
presented in Fig.9. It can be seen that the knee voltage has 
been modeled precisely and that the highest error of 22% is 
obtained in the fringing area, where the capacitance values 
have the order of pF. 
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Figure 9. Modeled Cgd (black) versus measurements (red) 
In (7), <j>b is the metal -insulator barrier height (equal to 
2.2V), t0x and sox are the thickness and permittivity of the 
field plate. From (7), using Vgd=Vgs-Vds and Cgd (Vds)=q 
LFpWg dnDEGFJdVds, we obtain the expression for the part of 
Cgd caused by the Ey, Cgdy: 
Cady(yds) = LFPWQ FP B
 (tox(i+^)-(dd+dsp) (8) 
For Vds>16.5V, Cgdy(Vds)=0. In the case of analyzed HEMT, 
this value is equal to 96.3pF. 
B. Input and output capacitance modeling in the 
subthreshold regime 
Speaking of output capacitance, C0SS=Cgd+Cds, it was 
necessary to determine the capacitance between drain and 
source terminal of the device. This capacitance mainly 
depends on the geometry of the device and how the metal 
layers are placed. In the case of analyzed transistor, the 
main part of this capacitance is caused by the fringing 
between drain and source electrodes through GaN layer. For 
the given geometry, Cds is equal to 40pF. 
Figure 10. Drain-to-source capacitance caused by the fringing 
between drain and source electrodes 
Gate to source capacitance also has the origin in the fringing 
between gate and source electrodes through AlGaN layer. 
Using the model from [19], it has been established that the 
highest portions of this capacitance are contained in the 
fringing between the sidewall of source electrode and the 
bottom of the gate as well as in the extension of the source 
electrode through undepleted 2DEG in the source drift area 
and the bottom of the gate electrode (Fig 11). In total, this 
part of Cgs has the value of 246pF. 
Ls=13um 
Undepleted 2DEG 
Figure 11. The part of Cgs caused by the fringing between the 
electrodes 
In order to complete the capacitance modeling of a GaN 
HEMT with the field plate structure, it was necessary to 
analyze the multifinger configuration of the device and find 
all the additional sources of the capacitace. For this kind of 
observation, the Nomarski microscope was used to establish 
the surface distances between the fingers (Fig. 12), while the 
SEM (Scanning Electron Microscope) was used for 
observation of the air-bridges that connect source and drain 
fingers and their thicknesses (Fig. 13 and 14). Using the data 
about the surface geometry as well as the cross section 
geometry, it was possible to calculate the additional parasitic 
capacitances in the device, caused by the multifinger 
structure. 
Figure 12. The top view of the multifinger configuration of the 
device 
Sources are connected 
thanks to air-bridges 
The gates are connected 
the lower metallization level 
Figure 13. Connection of the fingers through air- bridges (source 
and drain) and lower metalization level (gate) 
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around 4 urn 
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Figure 14. Cross section and relevant thicknesses 
All of these capacitances were very small (the order of fF), 
except the one which was caused by the fringing through 
AlGaN and GaN layers between the surfaces that connect all 
gate and source fingers and are placed quite close (Fig. 15). 
This capacitance is equal to 97 pF in the case of analyzed 
HEMT and presents quite a big portion of total Cgs. 
The complete capacitance model versus measured curves is 
presented in Fig. 16. It can be seen that the highest error of 
the presented model, of approximately 40%, was found for 
high values of drain-to-source voltage in the output 
capacitance of the device. In this area, Cgd consist of the 
fringing part only, while Cds has the constant value of 40pF 
as it was previously established. This error is, however, quite 
small if we observe absolute units of the modeled and 
measured capacitance and won't have significant influence 
on the power losses in our high frequency buck converter (as 
it will be shown in the next section). 
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Figure 15. Fringing between gate and source finger-connecting pads 
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Figure 16. Complete model versus measurements for Ciss, Coss and 
C 
C. Input capacitance dependence on the gate voltage 
Input capacitance dependence on the gate voltage has 
been previously analyzed and modeled in [20-22]. This 
capacitance is dominantly influenced by the change in the 
2DEG sheet density when HEMT is being turned on and has 
a big step around threshold. For the values lower than the 
threshold, this capacitance has previously obtained value in 
the subthreshold regime for Vds=0, CiSS>sub. The analyzed 
dependence can be presented by the following equation 
CISS(yg) = qWgL¡ 9^9 + C, ISS,sub (9) 
The comparison between the measurements and the 
obtained model is presented in Fig. 17. It can be seen that 
the knee voltage i.e. the threshold was modeled precisely, 
while there is an error of approximately 6% in the 
subthreshold area. From this information, we can obtain the 
gate charge dependence on the gate voltage. 
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Figure 17. Extrinsic Ciss (Vgs): measured -red and modeled -black 
V. IMPLEMENTATION OF THE OBTAINED 
PHYSICAL MODEL INTO THE SIMULATION MODEL 
AND COMPARISON WITH THE MEASURED 
EFFICIENCY CURVES 
The target application for the modeled GaN HEMT is a 
high frequency DC/DC converter used as the dynamic 
power supply in ET and EER techniques (Fig. 18). 
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Figure 18. Block Scheme of Kahn (EER) Technique 
Transmitter 
In order to verify the proposed physical model, the 
prototype of the HF buck converter was built, using the 
GaN device that was analyzed in this work. The diode that 
was used was low drop Schottky diode, STPS20LCT from 
ST microelectronics. The driving signal for depletion mode 
GaN HEMT was generated using Spartan 3 FPGA board, 
commercially available IS0721 isolation chip and EL7155 
driver, with the adjustment of the gate-signal levels to -5V 
(off-state) and OV (on-state). The converter operated in open 
loop. 
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Figure 19. Input of the LC filter of the buck converter prototype at 
25MHz 
Efficiency measurements were done at 7, 15 and 20MHz of 
the switching frequency, changing the duty cycle in order to 
provide different output power levels (Fig. 20). The load 
resistance was set to 6Q. 
As it was previously explained, the physical model is the 
first step in the device-application connecting process, 
followed by the electrical model. The hybrid behavioral-
analytical power loss model for HF buck converter from 
[23] can accurately calculate power losses even at low load 
and high frequency conditions and can be applied here. 
The proposed physical model was verified when the 
results of the Simplorer simulations that used the curves 
obtained in this work, were compared with the efficiency 
measurements of the buck converter (Fig. 20). It can be seen 
that at each switching frequency, good agreement between 
the measured values and simulation was obtained, especially 
at 20MHz in the low power range, which is the area of 
interest in our application. 
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Figure 20. Measured and simulated efficiency curves for HF buck 
converter 
VI. CONCLUSIONS AND FUTURE WORK 
Fully analytical physical model of a GaN High Electron 
Mobility Transistor with the field plate structure has been 
presented in the paper. Modeled output characteristics Id 
(Vds, Vgs) of the device showed good correspondence with 
measured curves, especially in the linear region which is the 
area of interest in our application. On the other hand, model 
for input, output and reverse capacitance dependence on Vds 
in the subthreshold regime, was obtained and 
experimentally confirmed. The model was verified through 
the comparison of simulation and experimental efficiency 
values of the high frequency buck converter. Good 
agreement was obtained, especially at low output power and 
high switching frequency which is the area of interest for 
transmission of wide bandwidth high Peak-to-Average 
Power Ratio signals. 
In order to perform more accurate analysis, it is 
necessary to obtain total losses breakdown of the HF buck 
converter. Using the presented dependencies of the device 
capacitances and on-resistance on the design parameters, it 
will be possible to optimize the geometry of the device (in 
terms of width and length of electrodes and field plate), 
aluminum mole fraction in AlGaN layer and number of 
paralleled fingers [24] for our application. 
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